

# 1. Lab questions

What is the difference between signed and unsigned overflow?

$$\begin{array}{r} 0101 \\ + 0011 \\ \hline 1000 \end{array}$$

↑  
no extra carry

unsigned  $\Rightarrow$

$$\begin{array}{r} 5 \\ + 3 \\ \hline 8 \end{array}$$


no unsigned overflow

4-bit signed  $\Rightarrow$

$$\begin{array}{r} 5 \\ + 3 \\ \hline -8 \end{array}$$


signed overflow

# 2. Sequential logic review






S	R	Q	$\bar{Q}$	$Q_{next}$	$\bar{Q}_{next}$
0	0	0	1	0	1
0	0	1	0	1	0
0	1	0	1	0	1
→ 0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0

# D-latch



# Timing Diagram




Falling-edge flip-flop

# SRAM

How is SRAM different from register file?

Register files use a multiplexor w/  $\sim 32, \sim 16, \dots$  inputs  
SRAM would 64K inputs to its mux., so we use a shared bit line instead.




Register file: ~~array~~ <sup>table</sup> of registers (which are groups of flip-flops) that we access using an index.


SRAM: a much larger table of latches that we access using an index.

Why have both?

SRAM is good for large amounts of memory

Register files are good for a small number of values that you use and change frequently.





**FIGURE B.9.4 Typical organization of a 4M × 8 SRAM as an array of 4K × 1024 arrays.** The first decoder generates the addresses for eight 4K × 1024 arrays; then a set of multiplexers is used to select 1 bit from each 1024-bit-wide array. This is a much easier design than a single-level decode that would need either an enormous decoder or a gigantic multiplexor. In practice, a modern SRAM of this size would probably use an even larger number of blocks, each somewhat smaller.

# DRAM

Less convenient than SRAM, but stores more data.

SRAM uses latches to store each bit

DRAM uses a capacitor ← small, simple  
+ more storage in a small area

Complications:

- ① reads are destructive  
after reading from DRAM, write back in
- ② reads are usually large  
one read will access (and clear) thousands of bits  
even if you only need one bit.
- ③ values fade over time (milliseconds)  
stored values must be refreshed (read and re-written)
- ④ capacitors can change charge when hit by cosmic rays.  
some DRAM uses error-correcting codes  
to detect and correct errors